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SUMMARY OF THE INVENTION
The first objective of the present invention is to provide a switching power supply that operates from AC line voltage having a high power factor and output isolation.
The second object of this invention is to provide for a 55 one-stage power factor correction in an AC to DC converter. The implementation of high frequency techniques can be classified into two categories, ie. two-stage scheme and one-stage scheme. In a two-stage scheme, an ac/dc converter with power factor correction is connected to the line, followed by a de/de converter. These two power stages can be controlled separately, and thus it makes both converters 60 possible to be optimized. The drawbacks of this scheme are lower efficiency due to twice processing of the input power, larger control circuits, higher cost and low reliability.
One-stage scheme combines the PFC circuit and power conversion circuit in one stage. Due to its simplified power 65 stage and control circuit, this scheme is potentially more efficient. The underline strategy of this scheme is to design
The third object of this invention is to provide an AC to DC converter having an output transformer that allows the converter to be used for single output and multi-output applications.
The fourth object of this invention is to provide an AC to DC converter where the leakage inductance of the forward mode power transformer will not cause an additional voltage stress at the power switch so that a power switch having a lower voltage rating and less power dissipation can be used.
The fifth object of this invention is to provide an AC to DC converter which uses the leakage inductance of its' power transformer as part of the power supply design and 5,959,849 3 thus replaces the bulky output choke of conventional forward mode converters.
The sixth object of this invention is to provide an AC to DC converter which operates the power transformer in a forward mode operation so that a smaller size can be chosen leading to the design of a higher power density AC to DC converter.
A preferred embodiment of the AC to DC converter combines a boost circuit, Pulse Width Modulation (PWM) switching regulator and a forward circuit in one power stage. Two storage capacitors are used to relieve the voltage spike produced by the power transformer and to provide energy to the output while AC line voltage crosses zero.
Further objects and advantages of this invention will be apparent from the following detailed description of a presently preferred embodiment which is illustrated schematically in the accompanying drawings. 114 and CS2, 116 constant within small limits at a value that is always greater than peak value of voltage supply VAC, 10 during normal operation. D2 is a unidirectional conducting device such as a fast acting semiconductor diode such as V336X and the like. This mode of operation is alike a boost  FIG. 9b shows the simulation waveforms of the novel converter for line voltage and filtered input current. 
DESCRIPTION OF THE PREFERRED EMBODIMENT
Before explaining the disclosed embodiment of the 60 present invention in detail it is to be understood that the invention is not limited in its application to the details of the particular arrangement shown since the invention is capable converter and shapes the average current drawn from the power supply VAC, 10 to be of the same shape like the voltage Vline across the power supply VAC, 10. Referring to  FIG. 1 
The duration of this stage is
M1=DTs.
Where
is the duty cycle.
B. Mode 2(tl ~t<t2)
(1 a) (lb) Referring to FIG. 2b, during this operation mode, the power switch is turned OFF and diode D2 is turned ON due to a current iL+2 iLl flowing through it. The equivalent topology is shown in FIG. 2 (b) . Under the constraint of KCL, both the storage capacitors, Csl and Cs2, are being charged by current iL+iLl during this operation mode. With Notice that in one switching cycle, the line voltage can be considered as a constant voltage 10, represented by Vg in the equivalent circuits. Capacitors CSl 11.4 and CS2 11.6 are designed to be large and equal. Hence, in the steady state analysis, each capacitor voltage was approximated by a de source VCsl=VCs2=VCs. The four modes of operation are discussed as follows:
45 the linear decreasing of the inductor current iL, magnetic energy stored in the choke L, 102 is being converted into electric energy and being stored into the storage capacitors. Thus the energy loss of the storage capacitors during Model is being recovered. At the same time, the leakage induc- Using FIG. 2(b) , the following expressions are obtained:
.
. The time intervals llt2 is given by:
Vg 2Vc,-Vg lL(t) = lDJ(t) =LDT, ---L--(t-DT,);

nVcs-Vo nVcs-Vo iu(t) = iL2(t) = ---D T , ----(t-DT
Referring to FIG. 2c , the choke inductor current, iL, continues to decrease linearly in this mode. Owing to the existence of diode D3, the primaries of the transformer 10 present very high impedance (FIG. 2 (c) ) with the currents through the windings can be negligible for energy transfer to the output. This mode ends when the choke inductor current reaches zero. The key voltages and currents in this duration can be described as followed.
. . . Referring to FIG. 2d , the operation mode between t3 and tO+ Ts, when the cycle repeats, is known as a free wheeling stage, which is used for regulation purposes. When the power switch is turned ON again at t=Ts+tO, the converter 35 operation goes into the next cycle. During this mode, we have 8
Vg 2Vc,-Vg lL(t) = lDJ(t) = lD2(t) =LDT, ---L--(t-DT,); iu(t) = iL2(t) = iDJ(t)
In the steady state analysis of the converter invention, the following notations were adopted:
Dae -ac/dc duty ratio;
Dmax-maximum duty ratio;
Dae, nom -nominal ac/dc average duty ratio; 
Vg-dc
iL(t)=iLl(t)=iL2(t)=iDl(t)=iD2(t)=iD3(t)=0;
(3a)
Using the rms value of the line voltage as the input of the The time interval is given by, 40 converter, the voltage across the storage capacitor can be determined by,
Steady State Analysis
The steady state analysis of an ac/dc converter involves 45 two operation frequencies, i.e. line frequency fL (50 Hz or 60 Hz) and high switching frequency fs. The input of the power stage is a rectified sinusoidal which means the conversion ratio M is varying periodically. De/de steady state analysis can be made on the power stage but conceptually, some of 50 the results may not be applied directly to its corresponding ac/dc converter because the input is not a steady de voltage. In the actual case of ac/dc, the steady state duty ratio will not follow its de/de conversion characteristic. Sampling at the output, the feed back loop will give the duty ratio to control 55 the power flow from storage capacitors to the load. Due to the large value of capacitance of the storage capacitors, the capacitor voltages almost remain as de, resulting in a smaller shifting in duty ratio with line cycle. In the sense of energy transferring, the input circuit (boost circuit) is an energy 60 compensator for the storage capacitors to keep the average input power being equal to the output power. Therefore, ac/dc steady state analysis can be approximated by replacing the de input voltage and duty ratio in its de/de steady state analysis by effective (i.e. rms) value of the rectified sinu-65 soidal voltage (i.e. the line voltage) and average duty ratio respectively.
D2j
Where When k, n and i:n are less than one, VCs can be roughly given by (5) Based on the assumption of lossless converter, we have Pin,ave=Pout,ave, i.e. 6 , it can be seen that for a given conversion ratio M, the smaller the transformer turn ratio is, the larger the maximum duty ratio will be. In practical application, selection of n should be made based on the trade off between 5 regulation capabilities and device stresses. Solving above equation for M, it gives -+ 8 -. It can be seen that m drops quickly when duty ratio increas-20 ing from zero to 0.2, even at heavy load as 'tn=2. This means we have almost a constant storage capacitor voltage in the operation range of duty ratio.
From Eqs. (4) and (6), a group of curves, Mac vs. Dae under different i:n's, can be obtained as shown in FIG. 5 . The 25 ac/dc conversion characteristics of this converter can be investigated by examining these curves. It can be seen that for a certain load 'tm ac/dc conversion ratio can be adjusted by changing the duty ratio of its driving signal. We may note that at light load (low i:n), the proposed converter can 30 operate as both boost and buck converter.
B. Maximum Duty Ratio and Regulation Capabilities
According to the key waveforms shown in FIG. 3 , the duty ratio D ac is limited by the following equation:
Substitute Eqs. (lb) and (3c) into Eq. (7), we obtain
The maximum duty ratio is defined as c=-2knM (n+2M). ratio change by S8% to maintain constant output.
Similarly, the load regulation capability can be examined by using FIG. 8 . For an ac/dc converter with n=0.2S,fS= SOxl0 3 Hz, L=300 µH, Mac=0.4SS (Vline,rms=llOV, Vo=SOV), theoretically, i:n can vary between 0.1 to 1.3 with the output voltage being kept at SOY. If the load changes±SO%, to maintain a constant output, a duty ratio change of 66% is required. C. Power Factor Correction The line current is determined by (10) where: wL is the line angular frequency.
Since Ts and L are constant and Dae is nearly constant, iline(t) and vline(t) have the same wave-shape. Therefore, a good power factor can be obtained by the novel converter. 
Through steady state analysis, the voltage and current stresses on each switch were found as listed in Table II To ensure the converter operating in DCM, the choke inductor must be selected with a value smaller than the critical inductance.
Guideline of the Single Switch Converter
The novel ac/dc converter can be based on the following principles: In the above equation, we assumed that the minimum duty 35 ratio is 0.1. In FIG. 8 , corresponding to the nominal duty ratio, normalized load m can be found. c) Selection of Choke Inductance
The value of choke inductance is given by 40 L=tnRL TS (14) d) Selection of L1 and L2
Vo
For a given design with specified ripple factor, we can find an output capacitance. Together with the output voltage, an output capacitor can be chosen. g) Selection of Switches The selection of switches should be based on their voltage and current stresses which can be calculated according to the equations listed in Table II Table II , it seems that to relieve high current stresses, we should increase the inductance Ll. But the effect will be very weak because the storage capacitor voltage increases with the increasing of k=Ll/L as shown in Eq. ( 6c ). In practical design, we prefer a small value of k so that the voltage stresses can be reduced. For a given k, Ll=L2 can be selected according to e) Suppose that due to one line cycle missing, an average 45 9. An experimental prototype of the converter was built up in the laboratory with the same circuit parameters. To obtain the transformers ratio (n=0.25), the primary windings and secondary windings were built with exciting induc-35 tance. Pulse-width-modulation chip SG3525 was used for the closed-loop control. The experimental waveforms of voltage and current at the switch and filtered line current, shown in FIG. lOa and lOb, were recorded by using an hp54542A oscilloscope. Both the simulated and the experi-40 mental waveforms agree well and show that the waveforms of the line voltage and the input current are almost sinusoidal ones with no phase difference, proving that a good power factor can be achieved by this converter topology. The measured power factor is 0.99. In the experiment, and an 45 efficiency of 87% was obtained. Measured power factor and efficiency shows that the novel AC to DC converter can maintain 99% PF with the line changing from 85V AC to 135V AC. At the nominal load, 87% efficiency was obtained.
While the invention has been described, disclosed, illus-50 trated and shown in various terms of certain embodiments or modifications which it has presumed in practice, the scope of the invention is not intended to be, nor should it be deemed to be, limited thereby and such other modifications or embodiments as may be suggested by the teachings herein 55 are particularly reserved especially as they fall within the breadth and scope of the claims here appended. a parallel circuit with a first branch having a first leakage inductance series connected to first primary input winding and then to a first storage capacitor, and a second branch having a second storage capacitor series connected to second primary input winding and a second leakage inductance with a second unidirectional conducting means having input terminal connected between the second storage capacitor and the second primary winding and an output terminal connected between the first primary winding and the first storage capacitor whereby energy is transferred between inductance devices and capacitance devices when the switching device is open and from the capacitance devices to the primary winding and the leakage inductances when the switching device is closed. 3. The power supply of claim 1, wherein the controllable conducting means operates with a switching frequency that is greater than approximately 10 times higher than the frequency of the said AC source.
4. The power supply of claim 3, wherein a ratio between on and off time of said controllable means is controlled by: means for sensing at least one of voltage and current of the power supply. 5. The power supply of claim 4, wherein the ratio between on and off time of said controllable conducting means is also controlled by: a sensed overload of the power supply. 6. The power supply of claim 4, wherein the ratio between on and off time of said controllable conducting means is further controlled by:
an external source chosen from one of: a voltage and current. 7. The power supply of claim 1, wherein the second controllable conducting means includes a device chosen from one of: a power MOSFET, an IGBT, and a BJT. 8. The power supply of claim 1, wherein the second unidirectional conducting means includes: semiconductor diodes. 9. The power supply of claim 1, wherein the second unidirectional conducting means includes: a zener diode.
